SV中宏的用法总结(System Verilog Macro: A Powerful Feature for Design Verification Projects)

本文主要是介绍SV中宏的用法总结(System Verilog Macro: A Powerful Feature for Design Verification Projects),希望对大家解决编程问题提供一定的参考价值,需要的开发者们随着小编来一起学习吧!

原文链接:https://www.design-reuse.com/articles/45979/system-verilog-macro-a-powerful-feature-for-design-verification-projects.html

System Verilog Macro: A Powerful Feature for Design Verification Projects

By Ronak Bhatt, Verification Engineer, eInfochips
System Verilog Macro: A Powerful Feature for Design Verification Projects
By Ronak Bhatt, Verification Engineer, eInfochips

For any design verification (DV) project, following best coding practices make life easier for the teammates. On the other hand, bad coding style leads to a lot of issues when the code is reused, or when it is handed over from one owner to another for any future enhancements. At times, it leads to a lot of rework and patches in the code, and makes the code really difficult to maintain in later stages of the project or for the future projects where it needs to be reused.

Quite often, while working on a design verification project, a need arises to divide a larger piece of code into a smaller chunks to make the code easier to read and debug (and also for the reusability purpose). Such smaller pieces of codes can be used at varied locations in the DV environment for multiple components/modules, etc.

Tasks and functions can be used to break the large, complex code into smaller and much simpler pieces of code which is easy to read and understand. Functions and tasks are mainly used to execute common functionality at several places in verification environment, but their usage is limited to the module or class access boundary in which they are defined. For some piece of code which is common and frequently used in different and completely isolated modules, the function/task can’t be directly reused due to their access boundary limitations.

To take a simple example, if a task-function has common code for two different monitors and for two different interfaces, a DV engineer mostly adds duplicate code in both the monitors. There are many other cases where we see code duplication. “System Verilog Macro” is one of the many solutions to address such duplication.

Such macro is very efficient and can help save a lot of time if used properly in the SV environment. This paper talks about such SV Macro and their syntaxes and also offers a few examples of where it can be used to save time during design verification.

What is a macro?

The term ‘macro’ refers to the substitution of a line or a few lines of text code. The directive “`define” creates a macro for substitution code. Once the macro is defined, it can be used anywhere in a compilation unit scope, wherever required.

It can be called by (`) character followed by the macro name. A macro can be defined with argument(s). Argument(s) are useful to customize the macro to use widely, like a function-task. Such macro argument(s) can be defined with default values so that if an DV engineer won’t pass any specific value, the macro substitutes the default value.

Macro Examples

Single line macro:在这里插入图片描述

As shown in the sample code above, macro “val” and “addition” are single line macros.

Multiline macro:
在这里插入图片描述

The above code is an example of a multiline macro. As shown above, for the multiline macro, the new line is preceded by a backslash “”. If the backslash is not present for a line, it is considered as the last line of the macro. The backslash will not be present in actual code where the macro is used and where the actual macro code is substituted.

Note: There should be no space or character after the backslash “” at the end of a line –otherwise the compiler shouts an error.

Possible syntaxes used to define a macro based on the usage of the below three special characters (quotations) along with the arguments, the actual code that it replaces has a different meaning. All possible macros can be formed using these three quotes:

  1. “``” (Double tick)

The “``” quotation can be used to form a signal/variable name by using given argument.
在这里插入图片描述

Example:

Macro definition:

在这里插入图片描述

Macro usage:

在这里插入图片描述

Actual code the macro replaces:

在这里插入图片描述

We can see the ARG1 = 3 is used to form the variable’s name. (I.e. m_mst_3 and mst_3_lcl)

  1. “`” “(Tick followed by a double quote)

The “`” “ quotation can be used to interpret the argument as a string. Example:

Macro Definition:

在这里插入图片描述

Macro usage:

在这里插入图片描述

Actual code the macro replaces:

在这里插入图片描述

We can see the ARG1 is replaced with string name “a” in the $display statement.

  1. \” “(Tick followed by backslash followed by a double quote)

The “ `\” “ quotation is used to replace the argument with an escape sequence.

Example:

Macro definition:

在这里插入图片描述

Macro usage:
在这里插入图片描述

Actual code the macro replaces:
在这里插入图片描述

We can see that the argument is replaced with “ ”reg_a” “ in the $display line which prints as “Reg name : “reg_a”, value : ‘hXYZ” when it is executed.

The below section shows basic examples of use case scenarios where the macros can be used based on the DV needs. The usages of such macro can be extended to many more use cases.

Macro usage for coverpoint(s)

If the DV engineer wants to cover walk0/walk1 pattern bins of multiple variables of same width, then he/she can create and use the macro for all such signals for which walk1/walk0 cover bins are required.

Example:

Macro definition:

在这里插入图片描述

Macro usage:
在这里插入图片描述

Macro usage for a covergroup

Many times in a verification project, there is a need to write the same coverage at different places, for example, same code in master and slave components. We can define common macro for covergroup, which can be used in all such components.

Example:

Macro definition:

在这里插入图片描述

Macro usage:

在这里插入图片描述

“STRING” is an argument to the “bus_cg_macro” macro. Covergroup, coverpoints and their bins are substituted considering the “STRING” argument wherever the macro is used.

Macro usage in SV Assertion

As with coverage, many times in DV projects, we have some common assertions which can be used at multiple places and different components.

For example, there is a need to check that in master and slave, a signal value keeps changing at every clock cycle if the reset is not present. We can define a macro and use it for both master and slave.

Macro definition:

在这里插入图片描述

Macro usage:

在这里插入图片描述

Macro usage in Test Case Code

In a self-checking register write/read test, after each read, the read value is checked against expected read data. Considering design complexity, we may have multiple blocks and for each block we may have corresponding register test. For each such test we can have a common macro for self-check.

Self-check macro:

在这里插入图片描述

Macro usage:

在这里插入图片描述

Macro usage in Procedural block

Macro to cover procedural block code which is common across multiple places.

Macro for procedural block:

在这里插入图片描述

Macro usage:

在这里插入图片描述

This paper covers a few example macros, but DV engineers can create and use similar macros as per their project requirement and for reusability purpose.

Conclusion

Using SV macro, with the proper syntaxes explained in this paper, the DV engineer can break up the larger complex code in smaller chunk and can reuse it at many places. A macro can be used anywhere in the compilation unit after it is defined. The engineer can form identifier names using macro through input arguments.

Also, he/she can reuse names which are being used by ordinary identifiers/names. For example, ‘signal_name’ and ‘`signal_name’ are treated differently. He/she can define the macro multiple times and at the time of macro call, the latest definition is read by the compiler and is considered for that call.

SV macro is one of the most powerful features out there and if used properly with a thorough understanding and applied wisely in a DV project, it can help to save a lot of time and can make the code more readable and efficient.

About the author

Ronak Bhatt is a Verification Engineer at eInfochips. He has an
industry experience of 1.8 years in ASIC Design Verification and has
working experience in IP level and Chip level functional verification.
He has hands-on experience in Functional and SVA-based verification.

这篇关于SV中宏的用法总结(System Verilog Macro: A Powerful Feature for Design Verification Projects)的文章就介绍到这儿,希望我们推荐的文章对编程师们有所帮助!



http://www.chinasem.cn/article/154185

相关文章

Python中的getopt模块用法小结

《Python中的getopt模块用法小结》getopt.getopt()函数是Python中用于解析命令行参数的标准库函数,该函数可以从命令行中提取选项和参数,并对它们进行处理,本文详细介绍了Pyt... 目录getopt模块介绍getopt.getopt函数的介绍getopt模块的常用用法getopt模

mysql中的group by高级用法

《mysql中的groupby高级用法》MySQL中的GROUPBY是数据聚合分析的核心功能,主要用于将结果集按指定列分组,并结合聚合函数进行统计计算,下面给大家介绍mysql中的groupby用法... 目录一、基本语法与核心功能二、基础用法示例1. 单列分组统计2. 多列组合分组3. 与WHERE结合使

Python实现图片分割的多种方法总结

《Python实现图片分割的多种方法总结》图片分割是图像处理中的一个重要任务,它的目标是将图像划分为多个区域或者对象,本文为大家整理了一些常用的分割方法,大家可以根据需求自行选择... 目录1. 基于传统图像处理的分割方法(1) 使用固定阈值分割图片(2) 自适应阈值分割(3) 使用图像边缘检测分割(4)

Java中Scanner的用法示例小结

《Java中Scanner的用法示例小结》有时候我们在编写代码的时候可能会使用输入和输出,那Java也有自己的输入和输出,今天我们来探究一下,对JavaScanner用法相关知识感兴趣的朋友一起看看吧... 目录前言一 输出二 输入Scanner的使用多组输入三 综合练习:猜数字游戏猜数字前言有时候我们在

java解析jwt中的payload的用法

《java解析jwt中的payload的用法》:本文主要介绍java解析jwt中的payload的用法,具有很好的参考价值,希望对大家有所帮助,如有错误或未考虑完全的地方,望不吝赐教... 目录Java解析jwt中的payload1. 使用 jjwt 库步骤 1:添加依赖步骤 2:解析 JWT2. 使用 N

Linux命令之firewalld的用法

《Linux命令之firewalld的用法》:本文主要介绍Linux命令之firewalld的用法,具有很好的参考价值,希望对大家有所帮助,如有错误或未考虑完全的地方,望不吝赐教... 目录linux命令之firewalld1、程序包2、启动firewalld3、配置文件4、firewalld规则定义的九大

Windows Docker端口占用错误及解决方案总结

《WindowsDocker端口占用错误及解决方案总结》在Windows环境下使用Docker容器时,端口占用错误是开发和运维中常见且棘手的问题,本文将深入剖析该问题的成因,介绍如何通过查看端口分配... 目录引言Windows docker 端口占用错误及解决方案汇总端口冲突形成原因解析诊断当前端口情况解

SQL BETWEEN 的常见用法小结

《SQLBETWEEN的常见用法小结》BETWEEN操作符是SQL中非常有用的工具,它允许你快速选取某个范围内的值,本文给大家介绍SQLBETWEEN的常见用法,感兴趣的朋友一起看看吧... 在SQL中,BETWEEN是一个操作符,用于选取介于两个值之间的数据。它包含这两个边界值。BETWEEN操作符常用

MySql match against工具详细用法

《MySqlmatchagainst工具详细用法》在MySQL中,MATCH……AGAINST是全文索引(Full-Textindex)的查询语法,它允许你对文本进行高效的全文搜素,支持自然语言搜... 目录一、全文索引的基本概念二、创建全文索引三、自然语言搜索四、布尔搜索五、相关性排序六、全文索引的限制七

C#中async await异步关键字用法和异步的底层原理全解析

《C#中asyncawait异步关键字用法和异步的底层原理全解析》:本文主要介绍C#中asyncawait异步关键字用法和异步的底层原理全解析,本文给大家介绍的非常详细,对大家的学习或工作具有一... 目录C#异步编程一、异步编程基础二、异步方法的工作原理三、代码示例四、编译后的底层实现五、总结C#异步编程