U96_LPDDR4配置 转载 https://www.element14.com/community/groups/fpga-group/blog/2018/07/31/lpddr4-timing-parameters-for-zynq-ultrascale-mpsoc-in-vivado Note: The v1.0 Ultra96 board definition files (BDF)