1 Verilog代码  dspboot_config.v `timescale 1ns / 1ps//dsp上电启动配置module dspboot_config (///时钟和复位input SYS_CLK_50MHz,input SYS_RST_n,//DSP启动配置output DSP_POR,output DSP_RES