本文主要是介绍S32 Design Studio 中断，希望对大家解决编程问题提供一定的参考价值，需要的开发者们随着小编来一起学习吧！
中断向量表
中断数量可以在规格书里面看，也可以在SDK\platform\devices\S32K146\include\S32Kxxx.h里面看。
譬如我这个146芯片就有151个中断号
/** Interrupt Number Definitions */
#define NUMBER_OF_INT_VECTORS 151u /**< Number of interrupts in the Vector table */里面有一个中断向量表，负数的那几个是不能动的，都是内核设定好的，譬如这个HardFault_IRQn是程序跑飞的时候进去的。
/*** @brief Defines the Interrupt Numbers definitions** This enumeration is used to configure the interrupts.** Implements : IRQn_Type_Class*/
typedef enum
{/* Auxiliary constants */NotAvail_IRQn = -128, /**< Not available device specific interrupt *//* Core interrupts */NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */HardFault_IRQn = -13, /**< Cortex-M4 SV Hard Fault Interrupt */MemoryManagement_IRQn = -12, /**< Cortex-M4 Memory Management Interrupt */BusFault_IRQn = -11, /**< Cortex-M4 Bus Fault Interrupt */UsageFault_IRQn = -10, /**< Cortex-M4 Usage Fault Interrupt */SVCall_IRQn = -5, /**< Cortex-M4 SV Call Interrupt */DebugMonitor_IRQn = -4, /**< Cortex-M4 Debug Monitor Interrupt */PendSV_IRQn = -2, /**< Cortex-M4 Pend SV Interrupt */SysTick_IRQn = -1, /**< Cortex-M4 System Tick Interrupt *//* Device specific interrupts */DMA0_IRQn = 0u, /**< DMA channel 0 transfer complete */DMA1_IRQn = 1u, /**< DMA channel 1 transfer complete */DMA2_IRQn = 2u, /**< DMA channel 2 transfer complete */DMA3_IRQn = 3u, /**< DMA channel 3 transfer complete */DMA4_IRQn = 4u, /**< DMA channel 4 transfer complete */DMA5_IRQn = 5u, /**< DMA channel 5 transfer complete */DMA6_IRQn = 6u, /**< DMA channel 6 transfer complete */DMA7_IRQn = 7u, /**< DMA channel 7 transfer complete */DMA8_IRQn = 8u, /**< DMA channel 8 transfer complete */DMA9_IRQn = 9u, /**< DMA channel 9 transfer complete */DMA10_IRQn = 10u, /**< DMA channel 10 transfer complete */DMA11_IRQn = 11u, /**< DMA channel 11 transfer complete */DMA12_IRQn = 12u, /**< DMA channel 12 transfer complete */DMA13_IRQn = 13u, /**< DMA channel 13 transfer complete */DMA14_IRQn = 14u, /**< DMA channel 14 transfer complete */DMA15_IRQn = 15u, /**< DMA channel 15 transfer complete */DMA_Error_IRQn = 16u, /**< DMA error interrupt channels 0-15 */MCM_IRQn = 17u, /**< FPU sources */FTFC_IRQn = 18u, /**< FTFC Command complete */Read_Collision_IRQn = 19u, /**< FTFC Read collision */LVD_LVW_IRQn = 20u, /**< PMC Low voltage detect interrupt */FTFC_Fault_IRQn = 21u, /**< FTFC Double bit fault detect */WDOG_EWM_IRQn = 22u, /**< Single interrupt vector for WDOG and EWM */RCM_IRQn = 23u, /**< RCM Asynchronous Interrupt */LPI2C0_Master_IRQn = 24u, /**< LPI2C0 Master Interrupt */LPI2C0_Slave_IRQn = 25u, /**< LPI2C0 Slave Interrupt */LPSPI0_IRQn = 26u, /**< LPSPI0 Interrupt */LPSPI1_IRQn = 27u, /**< LPSPI1 Interrupt */LPSPI2_IRQn = 28u, /**< LPSPI2 Interrupt */LPUART0_RxTx_IRQn = 31u, /**< LPUART0 Transmit / Receive Interrupt */LPUART1_RxTx_IRQn = 33u, /**< LPUART1 Transmit / Receive Interrupt */LPUART2_RxTx_IRQn = 35u, /**< LPUART2 Transmit / Receive Interrupt */ADC0_IRQn = 39u, /**< ADC0 interrupt request. */ADC1_IRQn = 40u, /**< ADC1 interrupt request. */CMP0_IRQn = 41u, /**< CMP0 interrupt request */ERM_single_fault_IRQn = 44u, /**< ERM single bit error correction */ERM_double_fault_IRQn = 45u, /**< ERM double bit error non-correctable */RTC_IRQn = 46u, /**< RTC alarm interrupt */RTC_Seconds_IRQn = 47u, /**< RTC seconds interrupt */LPIT0_Ch0_IRQn = 48u, /**< LPIT0 channel 0 overflow interrupt */LPIT0_Ch1_IRQn = 49u, /**< LPIT0 channel 1 overflow interrupt */LPIT0_Ch2_IRQn = 50u, /**< LPIT0 channel 2 overflow interrupt */LPIT0_Ch3_IRQn = 51u, /**< LPIT0 channel 3 overflow interrupt */PDB0_IRQn = 52u, /**< PDB0 interrupt */SCG_IRQn = 57u, /**< SCG bus interrupt request */LPTMR0_IRQn = 58u, /**< LPTIMER interrupt request */PORTA_IRQn = 59u, /**< Port A pin detect interrupt */PORTB_IRQn = 60u, /**< Port B pin detect interrupt */PORTC_IRQn = 61u, /**< Port C pin detect interrupt */PORTD_IRQn = 62u, /**< Port D pin detect interrupt */PORTE_IRQn = 63u, /**< Port E pin detect interrupt */SWI_IRQn = 64u, /**< Software interrupt */PDB1_IRQn = 68u, /**< PDB1 interrupt */FLEXIO_IRQn = 69u, /**< FlexIO Interrupt */CAN0_ORed_IRQn = 78u, /**< CAN0 OR'ed [Bus Off OR Transmit Warning OR Receive Warning] */CAN0_Error_IRQn = 79u, /**< CAN0 Interrupt indicating that errors were detected on the CAN bus */CAN0_Wake_Up_IRQn = 80u, /**< CAN0 Interrupt asserted when Pretended Networking operation is enabled, and a valid message matches the selected filter criteria during Low Power mode */CAN0_ORed_0_15_MB_IRQn = 81u, /**< CAN0 OR'ed Message buffer (0-15) */CAN0_ORed_16_31_MB_IRQn = 82u, /**< CAN0 OR'ed Message buffer (16-31) */CAN1_ORed_IRQn = 85u, /**< CAN1 OR'ed [Bus Off OR Transmit Warning OR Receive Warning] */CAN1_Error_IRQn = 86u, /**< CAN1 Interrupt indicating that errors were detected on the CAN bus */CAN1_ORed_0_15_MB_IRQn = 88u, /**< CAN1 OR'ed Interrupt for Message buffer (0-15) */CAN1_ORed_16_31_MB_IRQn = 89u, /**< CAN1 OR'ed Interrupt for Message buffer (16-31) */CAN2_ORed_IRQn = 92u, /**< CAN2 OR'ed [Bus Off OR Transmit Warning OR Receive Warning] */CAN2_Error_IRQn = 93u, /**< CAN2 Interrupt indicating that errors were detected on the CAN bus */CAN2_ORed_0_15_MB_IRQn = 95u, /**< CAN2 OR'ed Message buffer (0-15) */FTM0_Ch0_Ch1_IRQn = 99u, /**< FTM0 Channel 0 and 1 interrupt */FTM0_Ch2_Ch3_IRQn = 100u, /**< FTM0 Channel 2 and 3 interrupt */FTM0_Ch4_Ch5_IRQn = 101u, /**< FTM0 Channel 4 and 5 interrupt */FTM0_Ch6_Ch7_IRQn = 102u, /**< FTM0 Channel 6 and 7 interrupt */FTM0_Fault_IRQn = 103u, /**< FTM0 Fault interrupt */FTM0_Ovf_Reload_IRQn = 104u, /**< FTM0 Counter overflow and Reload interrupt */FTM1_Ch0_Ch1_IRQn = 105u, /**< FTM1 Channel 0 and 1 interrupt */FTM1_Ch2_Ch3_IRQn = 106u, /**< FTM1 Channel 2 and 3 interrupt */FTM1_Ch4_Ch5_IRQn = 107u, /**< FTM1 Channel 4 and 5 interrupt */FTM1_Ch6_Ch7_IRQn = 108u, /**< FTM1 Channel 6 and 7 interrupt */FTM1_Fault_IRQn = 109u, /**< FTM1 Fault interrupt */FTM1_Ovf_Reload_IRQn = 110u, /**< FTM1 Counter overflow and Reload interrupt */FTM2_Ch0_Ch1_IRQn = 111u, /**< FTM2 Channel 0 and 1 interrupt */FTM2_Ch2_Ch3_IRQn = 112u, /**< FTM2 Channel 2 and 3 interrupt */FTM2_Ch4_Ch5_IRQn = 113u, /**< FTM2 Channel 4 and 5 interrupt */FTM2_Ch6_Ch7_IRQn = 114u, /**< FTM2 Channel 6 and 7 interrupt */FTM2_Fault_IRQn = 115u, /**< FTM2 Fault interrupt */FTM2_Ovf_Reload_IRQn = 116u, /**< FTM2 Counter overflow and Reload interrupt */FTM3_Ch0_Ch1_IRQn = 117u, /**< FTM3 Channel 0 and 1 interrupt */FTM3_Ch2_Ch3_IRQn = 118u, /**< FTM3 Channel 2 and 3 interrupt */FTM3_Ch4_Ch5_IRQn = 119u, /**< FTM3 Channel 4 and 5 interrupt */FTM3_Ch6_Ch7_IRQn = 120u, /**< FTM3 Channel 6 and 7 interrupt */FTM3_Fault_IRQn = 121u, /**< FTM3 Fault interrupt */FTM3_Ovf_Reload_IRQn = 122u, /**< FTM3 Counter overflow and Reload interrupt */FTM4_Ch0_Ch1_IRQn = 123u, /**< FTM4 Channel 0 and 1 interrupt */FTM4_Ch2_Ch3_IRQn = 124u, /**< FTM4 Channel 2 and 3 interrupt */FTM4_Ch4_Ch5_IRQn = 125u, /**< FTM4 Channel 4 and 5 interrupt */FTM4_Ch6_Ch7_IRQn = 126u, /**< FTM4 Channel 6 and 7 interrupt */FTM4_Fault_IRQn = 127u, /**< FTM4 Fault interrupt */FTM4_Ovf_Reload_IRQn = 128u, /**< FTM4 Counter overflow and Reload interrupt */FTM5_Ch0_Ch1_IRQn = 129u, /**< FTM5 Channel 0 and 1 interrupt */FTM5_Ch2_Ch3_IRQn = 130u, /**< FTM5 Channel 2 and 3 interrupt */FTM5_Ch4_Ch5_IRQn = 131u, /**< FTM5 Channel 4 and 5 interrupt */FTM5_Ch6_Ch7_IRQn = 132u, /**< FTM5 Channel 6 and 7 interrupt */FTM5_Fault_IRQn = 133u, /**< FTM5 Fault interrupt */FTM5_Ovf_Reload_IRQn = 134u /**< FTM5 Counter overflow and Reload interrupt */
} IRQn_Type;/*!* @}*/ /* end of group Interrupt_vector_numbers_S32K146 */中断使用
使用中断的时候只需要初始化一下就行，可以安装个回调函数。
PINS_DRV_SetPinIntSel(PORTC,10,PORT_INT_FALLING_EDGE);//初始化PTC10引脚下降沿触发中断
INT_SYS_InstallHandler(PORTC_IRQn,&PTC10_Interrupt,NULL);//PTC10_Interrupt是中断回调函数
INT_SYS_EnableIRQ(PORTC_IRQn);//使能中断这篇关于S32 Design Studio 中断的文章就介绍到这儿，希望我们推荐的文章对编程师们有所帮助！
